Refine Search

Search Results -


Terms	Documents	
L3 and L4	14	

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:



Refine Search








Search History

DATE: Thursday, December 16, 2004 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	Set Name result set
DB=U	SPT; PLUR=NO; OP=ADJ		
<u>L5</u>	13 and L4	14	<u>L5</u>
<u>L4</u>	(shar\$5 or common) near1 memory	13592	<u>L4</u>
<u>L3</u>	11 and L2	54	<u>L3</u>
<u>L2</u>	single adj address adj bus	153	<u>L2</u>
<u>L1</u>	processors or (multi-processors) or (multi adj processors) or (multiple adj processors)	80455	<u>L1</u>

Freeform Search



Search Clear Interrupt

Search History

DATE: Thursday, December 16, 2004 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	Set Name result set
DB=U	SPT; PLUR=NO; OP=ADJ		
<u>L7</u>	15 and L6	3	<u>L7</u>
<u>L6</u>	(6272604 or 5900015 or 5490253).pn.	3	<u>L6</u>
<u>L5</u>	13 and L4	14	<u>L5</u>
<u>L4</u>	(shar\$5 or common) near1 memory	13592	<u>L4</u>
<u>L3</u>	11 and L2	54	<u>L3</u>
<u>L2</u>	single adj address adj bus	153	<u>L2</u>
<u>L1</u>	processors or (multi-processors) or (multi adj processors) or (multiple adj processors)	80455	<u>L1</u>

Refine Search

Search Results -

Terms	Documents
L2 and L20	17

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L21











Search History

DATE: Thursday, December 16, 2004 Printable Copy Create Case

Set Name Query side by side			Hit Count Set Name result set	
DB = U	SPT; PLUR=NO; OP=ADJ			
<u>L21</u>	12 and L20	17	<u>L21</u>	
<u>L20</u>	117 or 118 or L19	120	<u>L20</u>	
<u>L19</u>	proxy near1 node	78	<u>L19</u>	
<u>L18</u>	proxy near1 nodes	28	<u>L18</u>	
<u>L17</u>	115 or L16	30	<u>L17</u>	
<u>L16</u>	proxy near1 processor	29	<u>L16</u>	
<u>L15</u>	proxy near1 processors	1	<u>L15</u>	
<u>L14</u>	12 and L13	1	<u>L14</u>	
<u>L13</u>	11 and L12	71	<u>L13</u>	
<u>L12</u>	single near1 address near1 bus	166	<u>L12</u>	
<u>L11</u>	19 and L10	9	<u>L11</u>	
<u>L10</u>	processors	80455	<u>L10</u>	
<u>L9</u>	16 with through	15	<u>L9</u>	
<u>L8</u>	16 and L7	2	<u>L8</u>	

<u>L7</u>	processors with 14	448	<u>L7</u>
DB=USPT; PLUR=YES; OP=ADJ			
<u>L6</u>	access\$4 with 12 with (address near1 bus)	88	<u>L6</u>
<u>L5</u>	13 same L4	5	<u>L5</u>
<u>L4</u>	single near2 bus	8698	<u>L4</u>
<u>L3</u>	ll same L2	268	<u>L3</u>
<u>L2</u>	(common or shar\$5) near1 memory	13922	<u>L2</u>
<u>L1</u>	master same slave	19650	<u>L1</u>

Refine Search

Search Results -

Terms	Documents
L26 and L29	0

US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database

Database:

JPO Abstracts Database Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:

L30		
		Refine Search
	•	



US Pre-Grant Publication Full-Text Database





Search History

DATE: Thursday, December 16, 2004 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=PGPE	B, USPT, USOC, EPAB, JPAB, DWPI, TDBD; PLUR = N	IO; OP=ADJ	
<u>L30</u>	126 and L29	0	<u>L30</u>
<u>L29</u>	single near1 address near1 bus	213	<u>L29</u>
<u>L28</u>	126 and 112	. 0	<u>L28</u>
<u>L27</u>	behalf and L26	1	<u>L27</u>
<u>L26</u>	12 same L25	50	<u>L26</u>
<u>L25</u>	plurality near3 cpus	1254	<u>L25</u>
<u>L24</u>	behalf\$2 with L23	12	<u>L24</u>
<u>L23</u>	proxy near1 (node or processor)	318	<u>L23</u>
DB = USPT	; PLUR=NO; OP=ADJ		
<u>L22</u>	12 and 117	3	<u>L22</u>
<u>L21</u>	12 and L20	17	<u>L21</u>
<u>L20</u>	117 or 118 or L19	120	<u>L20</u>
<u>L19</u>	proxy near1 node	78	<u>L19</u>
<u>L18</u>	proxy near1 nodes	28	<u>L18</u>

<u>L17</u>	115 or L16	30	<u>L17</u>
<u>L16</u>	proxy near1 processor	29	<u>L16</u>
<u>L15</u>	proxy near1 processors	1	<u>L15</u>
<u>L14</u>	12 and L13	1	<u>L14</u>
<u>L13</u>	l1 and L12	71	<u>L13</u>
<u>L12</u>	single near1 address near1 bus	166	<u>L12</u>
<u>L11</u>	19 and L10	9	<u>L11</u>
<u>L10</u>	processors	80455	<u>L10</u>
<u>L9</u>	l6 with through	15	<u>L9</u>
<u>L8</u>	l6 and L7	2	<u>L8</u>
<u>L7</u>	processors with 14	448	<u>L7</u>
DB = USP	T; PLUR=YES; OP=ADJ		
<u>L6</u>	access\$4 with 12 with (address near1 bus)	88	<u>L6</u>
<u>L5</u>	13 same L4	5	<u>L5</u>
<u>L4</u>	single near2 bus	8698	<u>L4</u>
<u>L3</u>	l1 same L2	268	<u>L3</u>
<u>L2</u>	(common or shar\$5) near1 memory	13922	<u>L2</u>
<u>L1</u>	master same slave	19650	<u>L1</u>